



Research Article



## Sample and Hold Amplifiers for Pipelined A/D Converters

Dr. P. Prasad Rao

### Corresponding Author:

prasadrao\_hod@yahoo.co.in

### DOI:

<http://dx.doi.org/>

10.17812/IJRA.2.6(46)2015

### Manuscript:

Received: 22<sup>nd</sup> April, 2015

Accepted: 15<sup>th</sup> May, 2015

Published: 12<sup>th</sup> June, 2015

### Publisher:

Global Science Publishing  
Group, USA

<http://www.globalsciencepg.org/>

### ABSTRACT

The most crucial circuit in an A/D converter is the sample and hold circuit. During sampling mode, the input signal charges a capacitor and during hold mode, the charge on capacitor is held constant (until the next sampling) for the converter to complete conversion. This paper explains the implementation of S/H amplifier which works at 100 Mega samples /Sec. From the results it can be observed that peak output of 2V and occupies an area of 309 $\mu$ m<sup>2</sup>. The minimum sampling time required is seen to be 8nS. The average power dissipation of this S/H amplifier is 3.83mW.

**Keywords:** Sample and Hold, Pipelined ADC, Switch capacitor, charge injection.

Professor, Dept. of ECE,  
Vaagdevi College Engineering, Affiliated to JNTUH, Warangal-506005.

### IJRA - Year of 2015 Transactions:

Month: April - June

Volume – 2, Issue – 6, Page No's:253-258

Subject Stream: Electronics

**Paper Communication:** Author Direct

**Paper Reference Id:** IJRA-2015: 2(6)253-258