



Research Article



Op-Amps for Pipeline ADCs

Dr. P. Prasad Rao

Corresponding Author:

prasadrao_hod@yahoo.co.in

DOI:

[http://dx.doi.org/
10.17812/IJRA.2.5\(44\)2015](http://dx.doi.org/10.17812/IJRA.2.5(44)2015)

Manuscript:

Received: 2nd Jan, 2015

Accepted: 10th Feb, 2015

Published: 30th Mar, 2015

Publisher:

Global Science Publishing
Group, USA

<http://www.globalsciencepg.org/>

ABSTRACT

All electrical signals in nature are analog and since most of the signal processing is done in the digital domain, Analog to Digital (ADC) and Digital to Analog (DAC) converters have become a necessity. Flash ADC makes all bit decisions in a single go while Successive approximation ADC makes single bit decision at a time. Flash ADCs are faster but area increases exponentially with bit length while successive approximation ADC is slow and occupies less area. Between these two extremes, many other architectures exist, deciding a fixed number of bits at a time such as pipeline and multistep ADCs. They balance circuit complexity and speed. For medium speed and with high resolution pipelined ADCs are promising. This paper is devoted to study the op-amp requirements for pipelined ADCs and the comparison of different op-amp architectures.

Keywords: Pipelined ADCs, Open loop gain, Unity gain frequency, folded cascode op-amp, Gain boosting technique.

Professor, Department of Electronics & Communication Engineering
Vaagdevi College Engineering (Autonomous), Affiliated to JNTUH, Warangal - 506 005.

IJRA - Year of 2015 Transactions:

Month: January - March

Volume – 2, Issue – 5, Page No's:234-241

Subject Stream: Electronics

Paper Communication: Author Direct

Paper Reference Id: IJRA-2015: 2(5)234-241