



Research Article



High speed fir filters using add and shift method based on FPGA

Ch.Venkateswarlu¹ and T.Anilkumar²

ABSTRACT

In this paper, a method for implementing high speed Finite Impulse Response (FIR) filters using just registered adders and hardwired shifts is presented. A modified common subexpression elimination algorithm is extensively used to reduce the number of adders. The target is on optimizations to Xilinx Virtex II devices where the implementations are compared with those produced by Xilinx Coregen™ using Distributed Arithmetic. It is observed that up to 50% reduction in the number of slices and up to 75% reduction in the number of LUTs for fully parallel implementations and also observed up to 50% reduction in the total dynamic power consumption of the filters. The designs implemented in this method perform significantly faster than the MAC filters, which use embedded multipliers.

Keywords: Combinational Logic Blocks, Finite Impulse Response Filter, Multiply and Accumulate, Look up Table.

Corresponding Author:

tvakumar2000@yahoo.co.in

DOI:

[http://dx.doi.org/
10.17812/IJRA.1.2\(9\)2014](http://dx.doi.org/10.17812/IJRA.1.2(9)2014)

Manuscript:

Received: 25th April, 2014

Accepted: 18th May, 2014

Published: 31st May, 2014

¹ Department of ECE, Vaageswari Engineering College, Karimnagar, India 505 481.

² Department of ECE, SR Engineering College, Warangal, India 506 371.

IJRA - Year of 2014 Transactions:

Month: April - June

Volume – 1, Issue – 2, Page No's: 44 - 49

Subject Stream: Electronics

Paper Communication: Author Direct

Paper Reference Id: IJRA-2014: 1(2)44-49